UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19522

LogiCORE FIFO Generator v1.1 - Value of DOUT is incorrect during initialization and core reset

Description

General Description: 

When I use FIFO Generator v1.1 core with asymmetric ports and the write port is less than the read port, and I specify the initial value of DOUT to be a value other than "0", I do not receive the correct initial value of DOUT at the startup and when I reset the core.

Solution

When you are using the FIFO Generator v1.1 with asymmetric ports and the write port is less than the read port, use only the default initialization value of "0" for DOUT. 

 

This problem will be addressed in a future release of FIFO Generator.

AR# 19522
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article