We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19858

6.3i UniSim, Simulation - The RDY signal toggles after reset on the IDELAYCTRL module


Keywords: UniSim, simulation, ModelSim, NC-VHDL, IDELAYCTRL, RDY, Virtex-4, reset, toggle

Urgency: Standard

General Description:
After the reset signal is toggled, the RDY output of the IDELAYCTRL module toggles for the duration of the simulation.


This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 1.
AR# 19858
Date 11/18/2008
Status Archive
Type General Article
Page Bookmarked