UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1987

8.1i CPLD - How do I preserve, keep, save, or prohibit software from using certain pins?

Description

I want to reserve particular I/O pins on the device for future use. Logic is not yet connected to these pins in my design, but I still want the software to use these pins for any other signals.

Solution

The Prohibit attribute performs this functionality. (This constraint is available for all families.)

This attribute prevents the tools from mapping any I/O to the specified pin.

Beginning in 6.1i, the Assign Package Pins process provides a graphical method for using the Prohibit attribute. You can prohibit pins by selecting Tools -> Prohibit Mode, and then clicking any pin that you want to preserve. 

To undo a prohibited pin, select Allow Mode.

For previous versions of ISE, you must add this attribute in the User Constraint File (UCF). In the UCF, add a line for each pin that you want to preserve.

For example:

CONFIG PROHIBIT = P26;
CONFIG PROHIBIT = P17;

If you want to avoid using the UCF, you can try this alternate method:

To preserve a given I/O pin, use the following circuit:


 

The software does not trim this logic out because it does not interpret the logic associated with the pin as sourceless or loadless. 

Also, because it is "used," it does not route any other signals to this pin. 

As a result, the pin is permanently placed in a 3-state condition. Apply the appropriate LOC attribute to preserve the desired pin.


AR# 1987
Date 08/16/2017
Status Active
Type General Article
Devices
  • 9500
  • 9500XL
  • 9500XL IQ
  • More
  • 9500XL XA
  • 9500XV
  • CoolRunner XPLA3
  • CoolRunner-II
  • CoolRunner-II XA
  • Less
Page Bookmarked