UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19960

6.3i Speed File/Timing Virtex-4 - GT11 speed values need updating

Description

General Description:

When I ran timing analysis, I noticed the following were missing:

- CHBONDI<0> setup/hold times with respect to RXUSRCLK

- CHBONDO<0> clock to out times should be with respect to RXUSRCLK

- DADDR<0> setup/hold time with respect to RXUSRCLK

- DO<0> clock to out time with respect to DCLK

- RXCRCPD setup/hold times with respect to RXCRCCLK

- RXCRCOUT clock to out times should be with respect to RXCRCCLK

- Synchronous path between DEN to DO and DRDY

When is this going to be fixed?

Solution

This problem has been fixed in the latest 6.3i Service Pack available at:

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 1.

AR# 19960
Date Created 09/03/2007
Last Updated 01/18/2010
Status Archive
Type General Article