UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20018

LogiCORE SPI-4.2 (POS-PHY L4) v7.0 - "NGDBuild WARNING:NgdBuild:440 - FF primitive 'U0/clkdomain0/srts/output_ff' has unconnected output"

Description

General Description:

The Xilinx SPI-4.2 core provides a script called gen_sim_model[.bat] in the "/test/vhdl and /test/verilog" subdirectories when generating the core through COREGen. When running this script, NGDBuild might produce any of the following warnings:

"Sink Core:

WARNING:NgdBuild:440 - FF primitive 'U0/clkdomain0/srts/output_ff' has

unconnected output pin

WARNING:NgdBuild:454 - logical net

'U0/core0/queue0/rrdadrx/FIFO_addr_gray_ffs<0>' has no load"

Source Core:

WARNING:NgdBuild:440 - FF primitive 'U0/sync0/ssses/output_ff' has unconnected

output pin

WARNING:NgdBuild:440 - FF primitive 'U0/core0/data0/u10/dip4_val/FF5' has

unconnected output pin"

Solution

These warnings are valid and expected due to the signals that are not used being used in the SPI4.2 core. These warnings have no impact on the functionality of the core and can be safely ignored.

AR# 20018
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article