We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20080

BitGen - Why is there an option to set the configuration rate to 100 MHz for Spartan-3?


Keywords: BitGen, ConfigRate, clock, CCLK, GUI, Fccser, Fccpar

In the Project Navigator GUI under "Generate Programming File Properties", there is an option to set the configuration rate to 100 MHz. According to the "Spartan-3 FPGA DC and Switching Characteristics" data sheet, a 100MHz configuration rate is not a supported configuration frequency as defined by the parameters Fccser and Fccpar.

The "Spartan-3 FPGA DC and Switching Characteristics" data sheet is located at:


The Spartan-3 configuration logic does not support a configuration frequency of 100MHz; consequently, the 100MHz option should not be an option in the Project Navigator GUI.

This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 2.

AR# 20080
Date 09/12/2007
Status Active
Type General Article