We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20318

LogiCORE SPI-4.2 (POS-PHY L4) v7.0 - Source core netlist contains incorrect clocking option ( Global vs. Regional)


General Description:  

When a SPI-4.2 v7.0 Core is generated, the resulting Source core netlist does not contain the correct chosen clocking option (Global vs. Regional). This occurs only when the chosen sink and source clocking options are not the same. The Source core is generated with the clocking option selected for the Sink core.


This issue is addressed in SPI4.2 v7.1 released with IP Update #4.

AR# 20318
Date 05/16/2014
Status Archive
Type General Article
Page Bookmarked