UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20397

6.3i SP3 BitGen - BitGen errors out with "DesignRules:462 - Chipcheck : Incompatible IO standard..." while the two reported IO standards are exactly the same

Description

General Description: 

BitGen errors out with "DesignRules:462 - Chipcheck : Incompatible IO standard..." while the two reported IO standards are exactly the same.  

 

"ERROR:DesignRules:462 - Chipcheck: Incompatible IO standards. IO standard 

LVCMOS12 of comp sw1 and IO standard LVCMOS12 of comp sw6 are incompatible.  

They cannot be in the same IO bank. 

ERROR:DesignRules:462 - Chipcheck: Incompatible IO standards. IO standard 

LVCMOS12 of comp sw1 and IO standard LVCMOS12 of comp sw7 are incompatible.  

They cannot be in the same IO bank."

Solution

This problem has been fixed in the latest 6.3i Service Pack available at: 

http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 3.

AR# 20397
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article