2. Support
  3. AR# 2061: FPGA Express/FPGA Compiler II - How do I obtain information on shell commands (FST, fe_shell)?
  4. AR# 20619: 6.3.p03 System Generator for DSP - Why does the DSP48 Primitive Simulate with an extra cycle of latency when "Consolidate Control Ports" option is selected?

AR# 20619

|

6.3.p03 System Generator for DSP - Why does the DSP48 Primitive Simulate with an extra cycle of latency when "Consolidate Control Ports" option is selected?

Description

General Description: 

Why does the DSP48 Primitive Simulate with an extra cycle of latency when "Consolidate Control Ports" option is selected?

Solution

This has been fixed in System Generator 6.1.p03.  

 

http://www.xilinx.com/products/software/sysgen/sg_intro.htm

AR# 20619
Date 05/16/2014
Status Archive
Type General Article
People Also Viewed