We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20819

7.1i EDK SP2-opb_spi_v1_00_c - In Master-mode, there are glitches on the SPI clock when data and clock change simultaneously


General Description:

In Master-mode, the SPI Core drives data changing on the clock edge. This causes data alignment problems on the downstream SPI device.


This problem occurs if the local Slave Select on the Master (SPISEL) is left floating. To work around this, drive this line to a logic "1" in the MHS or top-level design by assigning the signal to "net_vcc."

AR# 20819
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked