We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20864

7.1i ISE - Known issues related to integrated Precision synthesis in Project Navigator


Keywords: update, family, process, Mentor, status, out of date, properties, device

Urgency: Standard

General Description:
This Answer Record contains some of the Known Issues with the Project Navigator/Precision integrated flow.



Precision synthesis does not update Device and Device Family

When the Synthesis Tool property is set to Precision (VHDL/Verilog), if synthesis is run and then the Device or Device Family is changed, re-running the synthesis process will use the original Device and Device Family.

To avoid this problem, run Project -> Cleanup Project Files, if the Device or Device Family is changed.


Precision synthesis process does not go out of date when changing Device Family

If synthesis is run and then the Device Family is changed, the status for the synthesis process should change from a yellow '!' warning or a green tick, to an orange '?' out of date status marker. However, when the Synthesis Tool property is set to Precision (VHDL/Verilog), the status marker on the Synthesize - Precision process always goes to a green tick when switching Device family.

To correct this problem, run Project -> Cleanup Project Files, if the Device or Device Family is changed.


See the following related Answer Records:
- 7.1i ISE - All processes under Launch Tools fail when using Precision synthesis flow on Linux or Solaris. (Xilinx Answer 20673)
- 7.1i ISE - Does the ISE software support the Precision synthesis tool from Mentor Graphics? (Xilinx Answer 18083)


Precision is not an available synthesis option from Project Navigator on Linux 64.

This problem has been fixed in the latest 7.1i Service Pack available at:
The first service pack containing the fix is 7.1i Service Pack 1.


'Open Standalone Precision Project' process will fail on designs containing Architecture Wizard Modules, if synthesis has not been run.

The problem is that the Architecture Wizard IP must be elaborated before standalone Precision can open. If the HDL file for the IP has not been created, standalone Precision will be opened looking for the IP HDL file which has not been created yet, which causes the error.

To work around this issue, synthesis should first be run once from within Project Navigator before 'Open Standalone Precision Project' is run.
AR# 20864
Date 12/13/2006
Status Archive
Type General Article
Page Bookmarked