We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20922

7.1i XST - Incorrect logic generated by XST when Verilog part-select is used


Keywords: variable

XST computes all possible values for all of the indices (even when the indices are out of range), which creates incorrect logic, as well as incorrect warning messages.


This problem has been fixed in the latest 7.1i Service Pack available at:
The first service pack containing the fix is 7.1i Service Pack 2.
AR# 20922
Date 12/16/2008
Status Archive
Type General Article
Page Bookmarked