UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20996

Virtex-4, BUFR - What are the duty cycles for the various BUFR_DIVIDE values?

Description

General Description:

What are the duty cycles for the various BUFR_DIVIDE values? On page 38 of the Virtex-4 User Guide, a note under Figure 1-21 states that the duty cycle is not 50/50 when it is in odd division:

http://direct.xilinx.com/bvdocs/userguides/ug070.pdf

What are the duty cycle for other BUFR_DIVIDE values?

Solution

This error will be corrected in a future version of the user guide. Meanwhile, please use the following information:

BUFR_DIVIDE Value.....BUFR output duty cycle (high pulse/low pulse)

1 or bypass...........................Same as input

2, 4, 6, or 8...........................1/1

3...........................................1/2

5...........................................2/3

7...........................................3/4

AR# 20996
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article