UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21058

Cadence Conformal - MAP optimizes out GND and VCC signals at the ports, causing formal verification failures

Description

General Description: 

MAP optimizes out GND and VCC signals at the ports, causing formal verification failures. Is there a way to work around this problem?

Solution

MAP, as part of its optimization algorithm, will optimize out GND and VCC, and leave it unconnected. It will do this only if it does not affect functionality. 

 

To work around this issue, add the following lines to the conformal command line: 

 

set undriven signal 0 -revised 

OR, 

add tied signals <name*> [0|1] -net -revised 

 

For more information on how to use these options, contact Cadence Design Systems.

AR# 21058
Date Created 09/04/2007
Last Updated 03/03/2014
Status Archive
Type General Article