UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2106

NGD2VER/NGD2VHDL 2.1i: WARNING:NetListWriters:104 - Port bus BUS_NAME[3:0] on block TOP is not reconstructed.

Description

Keywords: ngd2ver, ngd2vhdl

Urgency: Standard

General Description:
What is the meaning of the following warning:

WARNING:NetListWriters:104 - Port bus BUS_NAME[3:0] on block TOP is not reconstructed.

Solution

This warning indicates that a bus name was recognized, but was not reconstructed
as a bus in the HDL netlist. The bus was flattened, and it's members were listed
individually.

The cause is that one of the members of the bus is missing due to optimization
(unused or hanging). In this case, Ngd2ver/Ngd2vhdl will only reconstruct a bus
when all it's members are available.

This is a new feature introduced in Alliance 2.1i.
AR# 2106
Date Created 08/31/2007
Last Updated 07/31/2001
Status Archive
Type ??????