We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21269

7.1i Virtex-II PRO MAP - Directed Routing constraints block trimming of loadless/driverless nets


General Description: 

A functional change was made 7.1i MAP to automatically apply a "KEEP" constraint on nets with Directed Routing constraints, to prevent them from being merged into logic. MAP was also incorrectly changed to also apply an "S" property to these nets, which prevents them from being trimmed when needed. The result is that a design might have loadless or driverless nets, which will lead to a DRC error during BitGen.


This problem has been fixed in the latest 7.1i Service Pack available at: 

The first service pack containing the fix is 7.1i Service Pack 2.

AR# 21269
Date 05/19/2014
Status Archive
Type General Article
Page Bookmarked