UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 21320: LogiCORE SPI-4.2 (POS-PHY L4) - PAR/Bitgen warnings: "WARNING:Par:288 - The signal < signal_name > has no load. PAR will not attempt to route this signal."

AR# 21320

LogiCORE SPI-4.2 (POS-PHY L4) - PAR/Bitgen warnings: "WARNING:Par:288 - The signal < signal_name > has no load. PAR will not attempt to route this signal."

Description

When implementing SPI-4.2 design, I receive several warning messages from PAR and Bitgen. These only occur when the options "Static Alignment" and "Invert SPI-4.2 with XOR Mask" are used.

Examples of the warning messages are listed below:

PAR Warning:

WARNING:Par:288 - The signal pl4_v10_1_pl4_snk_top0/U0/io0/StaticAlign.buffer_data/stat_v6.BUFIN00.Dat00/OB has no load. PAR will not attempt to route this signal.

Bitgen Warning:

WARNING:PhysDesignRules:367 - The signal <pl4_v10_1_pl4_snk_top0/U0/io0/StaticAlign.buffer_data/stat_v6.BUFIN00.Dat00/OB> is incomplete. The signal does not drive any load pins in the design.

Solution

These messages can be safely ignored.
AR# 21320
Date 12/15/2012
Status Active
Type General Article
IP
  • SPI-4 Phase 2 Interface Solutions