UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21323

LogiCORE Fibre Channel v2.0 - The "mod_def_0_p" symbol pin is incorrectly labeled as "moddef_0_p" in the ASY symbol file

Description

General Description:

The ASY symbol file, used for schematic entry in ECS, that gets generated with the LogiCORE Fibre Channel v2.0 Core through CORE Generator incorrectly has the "mod_def_0_p" symbol pin labeled as "moddef_0_p".

Solution

Since only the ASY file is affected (VEO and VHO files are correct), this will affect the core only if it is used in a schematic design.

To work around this issue, edit the ASY file in the ISE Symbol Editor and change the "moddef_0_p" pin to "mod_def_0_p".

AR# 21323
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article