When I run Verilog timing simulation, Sink Core does not go in frame and SnkOof remains High.
This issue is due to NetGen writing out the incorrect representation of the IDELAYCTRL simulation model. This issue is expected to be fixed in 7.1i Service Pack 3.
To work around this issue, use the simulator switch to turn off the transport delays:
For MTI: +transport_int_delays