We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21390

Virtex-4 map: LIT error from OSERDES configuration


I get the following error in Map even though I have not set these values for DATA_RATE_TQ or TRISTATE_WIDTH.

"ERROR:LIT - For OSERDES symbol "tx_data_chan[0]" (output signal=tx_data<0>) with DATA_RATE_TQ=DDR and TRISTATE_WIDTH=4, if DATA_RATE_OQ is SDR or DDR then DATA_WIDTH should be 2 or 4 respectively. For this instance DATA_RATE_OQ=DDR and DATA_WIDTH=6."

Why am I seeing this error and how do I get rid of it?


The acceptable combinations outlined in Answer Record 21389 must be followed even if the TQ is not being used (TCE tied to ground). The default DATA_RATE_TQ (DDR)and TRISTATE_WIDTH (4) values limit acceptable DATA_RATE_OQ and DATA_WIDTH values, so it may be necessary to modify them even if you are not using the TQ output. For more information, please refer to UG070.

AR# 21390
Date 12/15/2012
Status Archive
Type General Article
Page Bookmarked