We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21392

LogiCORE PCI - Virtex-4 designs do not work on boards due to IDELAY not initializing correctly


On Virtex-4 designs using 7.1i SP2 or earlier, the IOBDELAY_VALUE is not set correctly by BitGen. This results in IDELAY initializing incorrectly, which causes PCI designs to fail on the board. These designs do work in timing simulation.


You should update to 7.1i SP3 or later since 7.1i SP3 and later solves this problem. 


If you need to use 7.1i SP2, you must download a BitGen patch that should be installed on top of 7.1i SP2. For information on the patch, refer to (Xilinx Answer 21249).

AR# 21392
Date 05/19/2014
Status Archive
Type General Article
Page Bookmarked