We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21679

LogiCORE Reed Solomon Decoder - I cannot find the Verilog behavioral simulation model for the Reed Solomon Decoder; when performing a Verilog behavioral simulation, I receive "Error: (vsim-3033) ... The design unit was not found"


I generate a Reed Solomon Decoder using the Verilog flow, and the VEO template file is created. However, I cannot find a Verilog simulation model. Why? Also, the following error occurs when I perform a Verilog behavioral simulation:

"Error: (vsim-3033) ... The design unit was not found"


The Reed Solomon Decoder does not have a Verilog behavioral model. The supported language for behavioral simulation is VHDL. If your simulator does not support multiple languages, you can work around this issue by generating a Verilog structural model with ISE 7.1i or above.

For more information, please see (Xilinx Answer 22333).

Please see (Xilinx Answer 30176) for a detailed list of LogiCORE Reed Solomon Decoder Release Notes and Known Issues.

AR# 21679
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked