UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21749

NetGen, Timing Simulation - NetGen takes a lot longer to run and uses more memory compared to older versions

Description

Keywords: simulate, NetGen, longer, runtimes

NetGen takes a lot longer to run and uses more memory compared to older versions.

Solution

In the current version of NetGen, additional work has been done in the background to make NetGen match static timing analysis. With the newer architectures since relative mins are used for calculations in TRCE, timing simulation netlists had delay mismatches.

We have addressed this issue in ISE 8.1i, and the cost of that is longer runtimes for NetGen. These higher runtimes and memory utilization are expected as NetGen needs to call TRCE in the background.

Xilinx will try to address this in a future release of the ISE design tools.
AR# 21749
Date Created 09/04/2007
Last Updated 11/16/2008
Status Archive
Type General Article