Using the ISE State Diagram Editor to generate VHDL code, the State machine looks ok, but the generated VHDL code appears to have incorrect initialization of some signals. Should not every output be set to zero when reset is active?
Two cases will cause an output to be set to "1" when the asynchronous reset is applied:
- If the signal is set to "1" in the first (reset) state of the state machine
- If the signal is active LOW. In this case, when reset is applied, the active low signals will automatically be set to inactive state (HIGH)