UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21935

System Generator for DSP and XtremeDSP Development Kit - How do I access the user headers on the BenONE mother board when performing Hardware in the Loop HW-CoSim?

Description

How do I access the 40-pin and other user headers on the BenONE mother board when performing Hardware in the Loop HW-CoSim?

Solution

Currently, it is not possible to access the 40 -pin user header or any other I/O which is not defined by the XtremeDSP blockset in System Generator while performing Hardware in the Loop HW-CoSim.

You can access any I/O if you use the netlist flow and export the HDL netlist to ISE and generate a bitstream. Alternatively, a new board package could be created with use defined non-memory mapped ports for use in hardware co-simulation; however, this will only support JTAG for co-simulation and will not be available to take advantage of the PCI or USB interface on the XtremeDSP kits.

AR# 21935
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article