UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22005

7.1i EDK - "ERROR:Xst:759 : C:/<>/opb_custom_ip_0_wrapper.vhd" line <>: No default binding for component"

Description

Keywords: tri-state, MPD, default

When an EDK system with tristate, with enable signal as input, is synthesized with XST (during the Generate Netlist stage), it returns a syntax error in the auto-generated wrapper file. The bidirectional bus is split into three signals : Data_I, Data_O and Data_T, which generates the following syntax error:

"WARNING:Xst:754 - "C:/<> / synthesis/../hdl/opb_custom_ip_0_wrapper.vhd" line <>: Unconnected inout port 'DBus_io' of component 'opb_custom_ip'.

ERROR:Xst:759 - "C:/<>/synthesis/../hdl/opb_custom_ip_0_wrapper.vhd" line <>: No default binding for component: <opb_custom_ip>. Ports <DBus_io_I,DBus_io_O,DBus_io_T> are not on the entity."

The error is reported in the opb_custom_ip_0_wrapper_xst.srp file.

Solution

To solve this problem, modify the .mpd file for the user port as follows:

PORT DBus_io = "", DIR = IO, VEC = [0:(C_OPB_DWIDTH-1)], THREE_STATE = FALSE

By default, the THREE_STATE parameter is set to TRUE, and this causes the tool to break out the tristate port as follows:

DBus_io_I : in std_logic_vector(0 to 31);
DBus_io_O : out std_logic_vector(0 to 31);
DBus_io_T : out std_logic

Initially, the tri-state enable signal is set to input, but the tool sets it to output, which causes the error.
AR# 22005
Date Created 08/29/2005
Last Updated 04/16/2007
Status Archive
Type General Article