We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22165

ChipScope 7.1.04i - ATC2 Core generation fails


General Description:

When attempting to generate or insert an ATC2 Core in ChipScope 7.1.04i, you will encounter one of the following two sets of errors:

1. For the inserter flow, the following error will occur during core insertion:

"ERROR: An internal error has occurred.

Eventually the tools will error out in Map with:

ERROR:MapLib:661 - LUT3 symbol"

2. For the CORE Generator flow, you will see:

"Warning: EDIF Netlist being generated

Exception reading parameters



To work around this problem, you must revert back to ChipScope 7.1.03i. There were no major changes to the ATC2 Core between these versions. To do this, uninstall ChipScope 7.1.04i and install 7.1.03i, which can be downloaded from:


AR# 22165
Date 12/15/2012
Status Active
Type General Article