We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22245

LogiCORE SPI-4.2 (POS-PHY L4) v7.3 - Sink core shows duplicate data on the Sink FIFO interface


Urgency: Hot  


General Description: 

When using the SPI-4.2 Core targeting Virtex-4 (v7.0, v7.1, v7.2, v7.3), I read duplicate data on the user interface.  


This issue is dependent on the burst size, data traffic pattern, and user clock frequency and phase relationship. This problem is more likely to occur when SnkFFClk is coming from a clock source other than a derivative of RDClkDiv_GP. Although this issue might not surface in functional simulation, it can occur in hardware and must be addressed by installing a patch.


This problem is fixed in the SPI4.2 v7.3 patch. 


For more information, see (Xilinx Answer 22238).

AR# 22245
Date 05/19/2014
Status Archive
Type General Article
Page Bookmarked