UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22335

8.1 System Generator for DSP - Hardware in the Loop (HITL) Co-Sim design does not work when I have a DSP48 in my design

Description

My Hardware in the Loop (HITL) Co-Sim design does not work when I have a DSP48 in my design. Why?

Solution

There is a known problem where MAP pulls registers into the DSP48, breaking the pipelining.

This seems to affect FIR filters built using DSP48 slices and various cores which use the DSP slice such as the FFT core. MAP/PAR is adding registers to my design.

For more information, please see (Xilinx Answer 22314).

AR# 22335
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article