We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22357

7.1i SP4 BitGen - Bitstream does not contain block RAM routing frames in Module-based Partial Reconfiguration


General Description: 

Module-based Partial Reconfiguration fails if configuration frames for the reconfigurable module contain block RAM routing frames (regardless of whether or not block RAM are used).


To work around this issue, add a block RAM range constraint to the Reconfiguration Module in the UCF file (as in the example below): 


 #Start of Area Group Constraints 

INST "reco_module" AREA_GROUP = "AG_reco_module" ; 


AREA_GROUP "AG_reco_module" RANGE = SLICE_X0Y159:SLICE_X53Y0 ; 

AREA_GROUP "AG_reco_module" RANGE = RAMB16_X0Y19:RAMB16_X4Y1 ; 


This issue will be resolved in 8.1i SP1.

AR# 22357
Date 05/19/2014
Status Archive
Type General Article
Page Bookmarked