You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
M1.3/M1.4/M1.5 CPLD: Fitter takes more than 200 Megs of RAM while fitting a design
Keywords: cpld, fitter, ram, memory, 95216, 95288, timespecs
CPLD fitter may require more than 200 Megs of RAM while trying
to fit a design in a larger device such as 95216 or 95288.
The underlying cause could be the user's UCF file, if it
contains a lot of global timespecs which cause the fitter to
trace a large number of paths, greater than 100,000 in some
1 Use more specific Timespecs in your file as recommended by
Instead of using a global timespec such as
TIMESPEC TS01 = FROM:FFS:TO:PADS:25ns;
TIMESPEC TS01 = FROM:Flip_Flop_1:TO:Pad_1:25ns;
2 Turn off the Timespecs during the Fitting.
Was this Answer Record helpful?