We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2254

FPGA Express: warning given: "'xxx/GC' (or /GS) is not connect to any net..."


KEYWORDS: FPGA Express, Instantiate, flip flop, GC, GS

Urgency: Standard

When instantiating input/output flip flops, FPGA Express (any version up to and including 3.1) gives the following warning message:

"Warning: The pin 'xxxxx/GC' is not connected to any net (FE-CHECK-1)"

This may also occur with instantiated latches and other inferred synchronous logic, and may also refer to a "GS" pin.


This warning can be safely ignored. These warnings refer to the "Global Clear" and "Global Set" pins, which are required for simulation, and have no bearing on synthesis. The fact that they appear in FPGA Express stems from how their libraries were created.
AR# 2254
Date 08/28/2001
Status Archive
Type General Article
Page Bookmarked