We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22679

LogiCORE PCI Express v3.1 and PIPE v1.3 - PME_TO_ACK message generated with incorrect routing value


PME_TO_Ack message generated by the cores on "cfg_turn_off_ok_n" assertion has incorrect Routing value of 000 (Routed to Root Complex) instead of 101 (Gathered and routed to Root Complex).


This issue has been fixed in the current release. For the v3.1 PCI Express core, please see (Xilinx Answer 22320) for more details. For the v1.3 PCI Express PIPE core, please see (Xilinx Answer 22322) for more details.

AR# 22679
Date 05/19/2014
Status Archive
Type General Article
Page Bookmarked