In simulation, invalid output occurs when asserting WE and SSR simultaneously in NO_CHANGE mode. This occurs when the following conditions exist:
- Operating mode is "NO_CHANGE"
- Primitive output registers are used
- Core output registers are not used
- And SSR input is used
This issue has been fixed in Block Memory Generator v3.1. Please upgrade to the latest core.