We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 22711

8.1i ISE - Project Navigator is unable to create a new Testbench Waveform for a schematic source


When I try to create a new Test Bench Waveform using the New Source Wizard in Project Navigator, nothing happens. This happens only when I try to create a TBW file for a schematic design when the generated HDL Functional Model for the schematic is VHDL.


To work around this issue, the generated HDL Functional Model for the schematic can be changed to Verilog to generate the TBW file. Once the testbench waveform is added, you can switch back to VHDL because the problem lies with creating the TBW file, but not with editing an existing TBW file.

To change the View HDL Functional Model value:

1. Select the Schematic.

2. Then, in the Processes window right-click View HDL Functional Model and select Properties.

3. Change the Functional Model Target Language from Verilog to VHDL.
AR# 22711
Date 02/14/2012
Status Archive
Type General Article