UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22789

LogiCORE Fibre Channel Arbitrated Loop v1.1 Core - A 1/2G Virtex-4 clock constraint is not generated correctly

Description

When I attempt to generate a Virtex-4 1/2G LogiCORE Fibre Channel Arbitrated Loop v1.1 Core (which was released in 8.1i IP Update #1), the UCF constraint for the refclk_init period is generated with an incorrect period. The UCF specifies a period of 9360 ps, but the correct period should be 4680 ps. 

 

(This issue only affects Virtex-4 cores with 1/2G.)

Solution

To fix this problem, change the following line in the 1/2G Virtex-4 UCF: 

 

TIMESPEC "TSclock"= PERIOD "refclk_int" 9360 ps; 

 

to: 

 

TIMESPEC "TSclock" = PERIOD "refclk_int" 4680 ps;

AR# 22789
Date Created 09/04/2007
Last Updated 05/19/2014
Status Archive
Type General Article