UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22867

8.1i EDK, OPB PCI - Instead of OPB timeouts, OPB retries occur after abnormal PCI terminations

Description

For OPB Burst Reads of a PCI target, when the "Inhibit OPB Master Read Transfers" bit is set under "Inhibit Transfers" on the error register, the bridge does not issue OPB timeouts as described in the Product Specification for PCI transactions with abnormal terminations. Instead, retries are issued. When this bit is clear, the OPB timeout occurs as expected. 

 

NOTE: For OPB Burst Writes to a PCI target while the "Inhibit OPB Master Write Transfers" bit is set, the bridge acts as expected.

Solution

The product specification has been updated to properly describe the bridge operation with the new IPIF v2.00.j module located in the latest EDK 8.1i Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 8.1i Service Pack 1.

AR# 22867
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article