UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22931

LogiCORE SPI-4.2 (POS-PHY L4) v6.3 - Source core continuously sends training pattern when DataMaxT is 1 to 15

Description

The Source core sends continuous training pattern without sending data, even though the core is in-frame and the data is written into the source FIFO. This issue occurs if DataMaxT is set to 1 to 15.

Solution

DataMaxT values between 1 and 15 are not supported, although the GUI allows you to generate cores with DataMaxT set to these ranges. This range of number of SPI-4.2 bus cycles between periodic training patterns is not supported in this release. Use the valid range "0," or "16 to 65535. " Note that setting DataMaxT to "0" configures the core to never send periodic training.

AR# 22931
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article