UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23055

8.1 System Generator for DSP - Why is there no difference in the convert block output code when I select the Pipeline for greatest performance option?

Description

Why is there no difference in the convert block output code when I select the Pipeline for greatest performance option?

Solution

This is a known bug that will be fixed in the System Generator for DSP 8.1 Service Pack 1 release.

You can also work around this problem by using synthesis retiming or rebalancing to help rebalance the registers in the design and improve timing.

AR# 23055
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article