UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23136

8.1i NetGen - Delay values for the IDELAY component are incorrect when running simulation with an SDF file

Description

Keywords: timing, netlist, place, route, delay, x_idelay, idelay, trce, TRACE, TRCE

Values for the IDELAY component do not match the values that TRCE reports.

The number from NetGen seems to be a lot larger when compared to the number reported by TRCE. There is a discrepancy here.


Solution

This is a timing co-relation problem between NetGen and TRCE. The number from TRCE is the correct number.

A patch was created to fix this issue in ISE 8.1sp3. The patch is available at:
http://www.xilinx.com/txpatches/pub/applications/misc/225145.zip .

This issue is fixed in ISE 9.1.
AR# 23136
Date Created 09/04/2007
Last Updated 11/17/2008
Status Archive
Type General Article