We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23429

8.2i Floorplan Editor Virtex-5 - Cannot place (LOC) I/O using distribution button, cannot assign I/O pins to banks, and no tooltips during drag and drop


Using the Floorplan tab or the Package tab after launching Assign Area Constraints or Assign Package Pins, I cannot lock down I/O pins with the distribution button set to distribute right, left, up, or down. Additionally, I cannot assign I/O pins to banks using the Design Object tab. If I do assign pins to specific locations, the Floorplan tab and Package tab do not reflect the assignment.

During the drag and drop operation, the tooltips (display of component information when the mouse is over a component) do not work, and the DRC does not tell me why I cannot place the component. When I delete a pin assignment, and then try to re-assign it, I cannot drag and drop it.


To work around this issue, place the elements one at a time or create the constraints manually in a text editor.

Another way to work around this issue is by using the Design Objects tab to set the filter to ALL and manually entering the location to place the components.

You can also work around this issue by changing the focus to another I/O pin, selecting the original I/O pin, and assigning using the Floorplan tab, Package tab, or Design Object tab.

This problem has been fixed in the latest ISE 8.2i Service Pack available at:

The first service pack containing the fix is ISE 8.2i Service Pack 2.

AR# 23429
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked