We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23511

Virtex-4 RocketIO SmartModel v8.1 - RXRECCLK is unstable in simulation


In simulation, RXRECCLK does not lock to the correct frequency unless there is data present on the RX serial pins.


The problem occurs only in simulation when the Analog CDR is being used and there is no data present on the RXP and RXN pins. 


This will not be a problem in actual silicon because in the absence of data, the CDR will lock to the reference clock.  


The SmartModel is fixed in 8.2.01i software. A patch is available for 8.1i tools, see (Xilinx Answer 23472).

AR# 23511
Date 05/20/2014
Status Archive
Type General Article
Page Bookmarked