We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23546

8.1i EDK - How do I initialize the block RAM for timing (post-PAR) simulation if my EDK system is a sub-system in ProjNav?


I have added XMP file to Project Navigator as a sub-system, and I want to perform a timing simulation on my project. How could I generate a timing simulation model with ELF information initialized to the BRAM?


1. Add the ELF to the ISE project. After adding the ELF, rerun the Generate Post-Place and Route Simulation Model process. This will cause NetGen to initialize the block RAMs with the ELF image.

2. Comment out the configuration statement in the testbench, if you have added it for behavior simulation.

AR# 23546
Date 12/15/2012
Status Active
Type General Article