UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23647

8.1.03i UniSim, Simulation - DLL does not lock during Verilog simulation and does not generate any output clock

Description

Keywords: UniSim, simulation, ModelSim, NC-Verilog DCM, lock, VCS, Verilog, DLL

DLL does not lock during Verilog simulation and does not generate any output clock. Why?

Solution

This problem has been fixed in the latest 8.2i Service Pack available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 8.2i Service Pack 1.
AR# 23647
Date Created 09/04/2007
Last Updated 10/16/2008
Status Archive
Type General Article