UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23705

LogiCORE Multiplier v9.0 - Why does my Virtex-5 LUT-based multiplier give incorrect output results in post-MAP simulation, post-PAR simulation, and hardware when I do not use any pipelining?

Description

Why does my Virtex-5 LUT-based multiplier give incorrect output results in post-MAP simulation, post-PAR simulation, and hardware when I do not use any pipelining?

Solution

To work around this problem, add at least one stage of pipelining to your LUT-based multiplier, or use the embedded multiplier (DSP48E) in your Virtex-5 device.

AR# 23705
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article