We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23726

8.2i EDK SP1 - "opb_hdlc_v2_01_a", the Multi Channel HDLC is not properly initialized after an OPB Reset


After packets have been transmitted, an OPB Reset causes the first packet to be incorrectly transmitted.  


Power on reset functions correctly, but after the core has been running, an OPB reset causes the first transmitted packet after the reset to be incorrect.


This problem has been fixed in the latest EDK 8.2i Service Pack, available at: 

The first service pack containing the fix is EDK 8.2i Service Pack 1.

AR# 23726
Date 05/20/2014
Status Archive
Type General Article
Page Bookmarked