UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 2374: Timing error reported for both flop and RAM, but only applies to RAM

AR# 2374

Timing error reported for both flop and RAM, but only applies to RAM

Description

Keywords: RAMS, RAMD, timing, delay

Urgency: Standard

General Description:

When a RAMS/RAMD is packed with a flop, when there are timing
errors simulating the RAM there may also be errors reported for
the flop that are not valid. This is due to the fact that the
flop and the RAM share the same K pin. Delay values for both primitives are annotated to this pin, but only the larger (RAM) values is used.

Solution

AR# 2374
Date 04/05/2000
Status Archive
Type General Article