We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23752

LogiCORE Gigabit Ethernet MAC v8.0 Core and Tri-Mode Ethernet MAC v3.1- Unconstrained paths between host and mdio


The current COREGen constraints for the example design for both the Gigabit Ethernet MAC and the Tri-Mode Ethernet MAC create two separate period constraints from the time groups host and mdio_logic. But they do not constrain the paths going from host to mdio_logic or going from mdio_logic to host.


These paths can be constrained with the additional constraints: 


TIMESPEC "TS_mdio3" = FROM "mdio_logic" TO "host" "TS_host_clk";  

TIMESPEC "TS_mdio4" = FROM "host" TO "mdio_logic" "TS_host_clk";  


This will be fixed in Gigabit Ethernet MAC v8.1 Core and Tri-Mode Ethernet MAC v3.2 scheduled to be released in 8.2i IP Update 2 due out in Fall 2006.

AR# 23752
Date 05/20/2014
Status Archive
Type General Article
Page Bookmarked