UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23764

LogiCORE VLYNQ v1.1 - Why does my VLYNQ Core fail to meet timing and my READ data not match my transmitted data?

Description

Why does my VLYNQ Core fail to meet timing and my READ data not match my transmitted data?

Solution

This issue pertains to the reference design that is shipped with v1.1 of the VLYNQ Core, and has been resolved in the LogiCORE VLYNQ 1.2. 

 

See (Xilinx Answer 23509) for a detailed list of LogiCORE VLYNQ Release Notes and Known Issues.

AR# 23764
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article