We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23796

8.2i ISE - Synthesis and Implementation processes are not available for an HDL source, even when the source is set as top level


Keywords: Project Navigator, MAP, translate, parPAR xst, options, synthesize

After adding a source file to my project and setting the source as the top level, the Implementation and Synthesis processes are not displayed in the Process window.


This problem occurs usually when a source is removed from a project and then added again.

Follow these steps to resolve this issue:
1. Right click on the file, select Properties, and change the association of the file from Synthesis/Imp+Simulation to Simulation.
2. Change the association back to Synthesis/Imp+Simulation.
3. Set as top level.

This problem has been fixed in the latest 8.2i Service Pack available at:
The first service pack containing the fix is 8.2i Service Pack 2.
AR# 23796
Date 04/16/2009
Status Archive
Type General Article